

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

10/660,355 09	/11/2003	Mark E. Valagura		
		Mark F. Kelcourse	17988	7884
26794 7590 10/31/2007 TYCO TECHNOLOGY RESOURCES 4550 NEW LINDEN HILL ROAD, SUITE 140			EXAMINER	
			GUZMAN, APRIL S	
WILMINGTON, DE 19			ART UNIT	PAPER NUMBER
·			2618	
			MAIL DATE	DELIVERY MODE
			10/31/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•	Application No.	Applicant(s)	
•	10/660,355	KELCOURSE, MARK F.	
Office Action Summary	Examiner	Art Unit	
	April S. Guzman	2618	
The MAILING DATE of this communication app	pears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period to really received by the office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 14 A 2a) This action is FINAL. 2b) This 3) Since this application is in condition for allowated closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro		
Disposition of Claims	na in the emplication		
 4) ☐ Claim(s) 1,3,4,6,7,9-17,19 and 20 is/are pendidated 4a) Of the above claim(s) is/are withdrated 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1,3,4,6,7,9-17,19 and 20 is/are rejected 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or and/or ending for the subject to restriction and subject to restriction and subject to restriction and subject to restriction. 	wn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Examine 10)☒ The drawing(s) filed on 24 November 2003 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)☐ The oath or declaration is objected to by the Examine 11.	are: a) accepted or b) object drawing(s) be held in abeyance. Section is required if the drawing(s) is object	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	s have been received. s have been received in Application of the second	ion No ed in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 09/11/03,11/04/04.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:	ate	

Art Unit: 2618

DETAILED ACTION

Response to Amendment

The Examiner acknowledges the receipt of the Applicant's amendments filed on 08/14/2007. Claims 1, 4, 6, 7, 12, 13, and 17 have been amended. Claims 2, 5, 8, and 18 have been cancelled, and claim 20 has been added. Claims 1, 3-4, 6-7, 9-17, and 19-20 are therefore currently pending in the present application.

Response to Arguments

Applicant's arguments filed 08/14/2007 have been fully considered but they are not persuasive.

The Applicant argues portion of Office Action of Yamamoto et al., herein referred to as Yamamoto, does not disclose a cascaded transistor configuration and that two series transistors F_1 and F_2 are not coupled in series between the transmitter and the antenna as claimed. Applicant also argues that Yamamoto does not disclose a cascade arrangement between multiple transmitter or receiver nodes.

The Examiner respectfully disagrees because Yamamoto teach a first transmission arm circuit connected between said first transmitter and said antenna, said first transmission arm circuit including a first switching circuit which is turned on during transmission and is turned off during reception, a second transmission arm circuit connected between said second transmitter and said antenna, said second transmission arm circuit including a second switching circuit, a reception arm circuit connected between said receiver and said antenna, said reception arm circuit including a third switching circuit. Said third switching circuit comprises a plurality of

Art Unit: 2618

FETs connected in series with one another. First and second transmission arm circuit comprises a cascade amplifier wherein the chip size can be remarkably reduced in the chip obtained by integrating the power amplifier with duplexer circuit, and the insertion loss during transmission can be reduced (Yamamoto et al. - Figure 8, Figure 9, Figure 10, column 3 lines 47-67, and column 4 lines 1-20, column 11 lines 4-51, column 11 lines 61-67, and column 12 lines 33-52). Gerlach et al. teach an antenna changeover circuit which enables a changeover between transmitter/receiver and antenna1/antenna 2 and at the same time. Field effect transistors are suitable for switching high power levels. The semiconductor switching elements are preferably integrated on a circuit. The circuit is connected to at least two transmitting apparatuses and at least two receiving apparatuses. At least two semiconductor switching elements can be switched complementarily with respect to one another. One of the two semiconductor switching elements which are switched complementarily with respect to one another is controlled or switched by alteration of the drain and source potentials, and the other by alteration of the gate potential (Gerlach et al. - column 1 lines 41-47, column 1 lines 55-67, column 2 lines 20-32, and column 2 lines 41-54).

Consequently, in view of the above teachings of Yamamoto and having addressed Applicant's arguments, the rejection on independent claims 1, 7, 14, and 17 are maintained and made Final by the Examiner.

Consider claims 3-4, and 6 which depend on claim 1; claim 9-13 which depend on claim 7; claims 15-16 which depend on claim 14, and 19-20 which depend on 17, in view of the sustained rejection of independent claims 1, 7, 14, and 17 explained above, the rejection of

Art Unit: 2618

claims 3-4, 6, 9-13, 15-16 and 19-20 are maintained and are also made Final by the Examiner for reasons explained above regarding the sustained rejection of claims 1, 7, 14, and 17.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1, 3-4, 6-7, 9-17, and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gerlach et al. (U.S. Patent # 6,518,855) in view of Yamamoto et al. (U.S. Patent # 6,066,993).

Consider claim 1, Gerlach et al. teach a single-die integrated circuit for switching among a plurality of transmission ports and a plurality of receiver ports (Abstract, column 1 lines 63-67, column 2 lines 4-6, and column 3 lines 27-36), comprising:

Art Unit: 2618

a transmitter switching section having a plurality of transmission ports, the transmitter switching section operable to switch a selected one of the plurality of transmission ports to a transmission node (column 2 lines 20-32, column 2 lines 41-54, and column 3 lines 18-63); and

a receiver switching section having a plurality of receiver ports, the receiver switching section operable to switch a selected one of the plurality of receiver ports to the transmission node (column 2 lines 20-32, column 2 lines 41-54, and column 3 lines 18-63).

However, Gerlach et al. fail to teach wherein the receiver switching section includes at least two cascaded stages, a first cascaded stage controllable to switch the transmission node to a receiver node, and a second cascaded stage controllable to switch the receiver node to a selected one of the plurality of receiver ports.

In the related art, Yamamoto et al. teach wherein the receiver switching section includes at least two cascaded stages, a first cascaded stage controllable to switch the transmission node to a receiver node, and a second cascaded stage controllable to switch the receiver node to a selected one of the plurality of receiver ports (column 2 lines 63-67, column 3 lines 1-13, column 5 lines 13-22, column 5 lines 57-67, and column 6 lines 10-22).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Yamamoto et al. into the teachings of Gerlach et al. for the purpose of allowing the chip size to be remarkably reduced in the chip and reducing the insertion loss during transmission of the circuit with the impedance matching of the antenna with the receiver to be more easily achieved.

Art Unit: 2618

Consider claim 3, as applied to claim 1 above, Gerlach et al. as modified by Yamamoto et al. further teach further comprising an antenna port coupled to the transmission node (Gerlach et al. – column 1 lines 41-47, and column 3 lines 18-26).

Consider claim 4, as applied to claim 1 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein, for each transmission port, the transmitter switching section includes a series field effect transistor (FET) switching topology comprising a plurality of transistors with their current paths coupled in series between an associated transmission port and the transmission node (Gerlach et al. – column 3 lines 37-45; and Yamamoto et al. – column 5 lines 57-67, column 6 lines 1-9, and column 11 lines 3-61).

Consider claim 6, as applied to claim 4 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein at least one of the FET switching topologies includes at least one FET having a plurality of contiguous source regions interdigitated with a plurality of contiguous drain regions, and a sinuous gate formed to wind between the source regions and the drain regions (Yamamoto et al. – column 5 lines 57-67, column 6 lines 1-9, and column 11 lines 3-61).

Consider claim 7, Gerlach et al. a single-die multiband switch for wireless communication (Abstract, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-40, and column 3 lines 27-36), comprising:

an antenna port (column 3 lines 18-26);

- a plurality of transmitter ports (column 3 lines 18-26); and
- a plurality of receiver ports (column 3 lines 18-26);

wherein at least one of the switching topologies comprises a plurality of field effect transistors having their current paths coupled in series between an associated transmission port and the antenna port, a control signal for the at least one switching topology controlling the at least one switching topology to selectively connect or isolate a respective transmitter port from the antenna port (column 3 lines 37-63).

However, Gerlach et al. fail to teach a switching topology operable to switch the last said transmitter port to the antenna port and a switching topology operable to switch the last said receiver port to the antenna port.

In the related art, Yamamoto et al. teach a switching topology operable to switch the last said transmitter port to the antenna port and a switching topology operable to switch the last said receiver port to the antenna port (column 5 lines 13-22, column 5 lines 57-67, and column 6 lines 10-22).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Yamamoto et al. into the teachings of Gerlach et al. for the purpose of allowing the chip size to be remarkably reduced in the chip and reducing the insertion loss during transmission of the circuit with the impedance matching of the antenna with the receiver to be more easily achieved.

Consider claim 9, as applied to claim 7 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein at least one of the switching topologies comprises at least one interdigitated field effect transistor having a plurality of elongated contiguous drain regions, a plurality of elongated contiguous source regions interdigitated with the drain regions, an elongated sinuous channel region spacing apart the drain regions from the source regions, and a gate overlying the channel region to switch the interdigitated field effect transistor between an

Art Unit: 2618

ON and an OFF state (Gerlach et al. – column 3 lines 37-63; Yamamoto et al. – column 5 lines 57-67, column 6 lines 10-22, and column 6 lines 44-64).

Consider claim 10, as applied to claim 7 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein the die has an area, the transmitter port switching topologies occupying an area on the die which is substantially larger than the receiver port switching topologies (Yamamoto et al. – column 11 lines 3-23, and column 11 lines 51-67).

Consider claim 11, as applied to claim 7 above, Gerlach et al. as modified by Yamamoto et al. further teach further including at least one multiple-stage switching topology, a first stage of the multiple-stage switching topology selectively connecting or isolating the antenna port from the multiple-stage switching topology, a last stage of the multiple-stage switching topology selectively connecting or isolating a plurality of other ports from the multiple-stage switching topology (Gerlach et al. – column 3 lines 18-63; Yamamoto et al. – column 5 lines 13-22, column 5 lines 57-67, and column 6 lines 1-22).

Consider claim 12, as applied to claim 11 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein the other ports are receiver ports (Gerlach et al. – column 3 lines 18-26).

Consider claim 13, as applied to claim 12 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein the last stage includes, for each receiver port, a signal path FET having a current path controllable to connect the receiver port to an intermediate node, the first stage operable to connect the intermediate node to the antenna port (Gerlach et al. – column 3 lines 18-63; Yamamoto et al. – column 5 lines 13-22, column 5 lines 57-67, and column 6 lines 1-22).

Art Unit: 2618

Consider claim 14, Gerlach et al. teach a single-die transmitter/receiver integrated switching circuit (Abstract, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-40, and column 3 lines 27-36), comprising:

a plurality of transmitter ports (column 3 lines 18-26);

a plurality of receiver ports (column 3 lines 18-26);

at least one antenna port (column 3 lines 18-26);

a plurality of integrated circuit switching elements controllable to connect one of the transmitter ports or one of the receiver ports to the antenna port while isolating the remaining ones of the transmitter and receiver ports from the antenna port, at least one of the plurality of transmitter ports and the plurality of receiver ports being at least three in number (column 2 lines 20-32, column 2 lines 41-54, column 3 lines 18-26, and column 3 lines 37-63).

However, Gerlach et al. fail to teach at least some of the integrated circuit switching elements arranged in cascaded fashion in order to reduce signal insertion loss.

In the related art, Yamamoto et al. teach at least some of the integrated circuit switching elements arranged in cascaded fashion in order to reduce signal insertion loss (Yamamoto et al. – column 10 lines 25-67, and column 11 lines 1-2).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Yamamoto et al. into the teachings of Gerlach et al. for the purpose of allowing the chip size to be remarkably reduced in the chip and reducing the insertion loss during transmission of the circuit with the impedance matching of the antenna with the receiver to be more easily achieved.

Art Unit: 2618

Consider claim 15, as applied to claim 14 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein there are at least three receiver ports, any one receiver port selectably switched to be connected to the antenna port through at least two cascaded stages of integrated circuit switching elements (Gerlach et al. – column 2 lines 20-32, and column 2 lines 41-54; Yamamoto et al. – column 10 lines 25-67, and column 11 lines 1-2).

Consider claim 16, as applied to claim 14 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein the integrated circuit switching elements are field effect transistors (Gerlach et al. – column 1 lines 51-62, and column 3 lines 37-63; Yamamoto et al. – column 5 lines 57-67, and column 6 lines 1-22).

Consider claim 17, Gerlach et al. teach a method of switching one of a plurality of transmitters and a plurality of receivers to a transmitter/receiver antenna (Abstract, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-40, and column 3 lines 27-36), comprising the steps of:

connecting each transmitter to a respective one of a plurality of transmitter ports formed on a single integrated circuit die (column 1 lines 41-47, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-32, column 2 lines 41-54, and column 3 lines 18-26);

connecting each receiver to a respective one of a plurality of receiver ports formed on the die (column 1 lines 41-47, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-32, column 2 lines 41-54, and column 3 lines 18-26);

a plurality of switching topologies each associated with a respective one of the transmitter and receiver ports to connect a respective selected one of the transmitter and receiver

Art Unit: 2618

ports to an antenna port formed on the die (column 1 lines 41-47, column 1 lines 63-67, column 2 lines 4-6, column 2 lines 20-32, column 2 lines 41-54, and column 3 lines 18-26).

However, Gerlach et al. fail to teach controlling a selected one of a plurality of switching topologies each associated with a respective one of the transmitter and receiver ports to connect a respective selected one of the transmitter and receiver ports to an antenna port formed on the die; and controlling other ones of the switching topologies to isolate others of the transmitter and receiver ports from the antenna port; arranging at least some of the switching topologies in cascaded stages including a first stage coupled to the antenna port and a last stage coupled to the antenna port and last stage coupled to a plurality of the transmitter or receiver ports; connecting a selected one of the last said transmitter or receiver ports to the antenna ports by switching on the first stage and switching on a switch associated with the selected one of the last said transmitter or receiver ports wherein the switch associated with the selected one of the transmitter or receiver is a portion of the last stage; and switching off the remaining switching topologies and other switches in the last stage.

In the related art, Yamamoto et al. teach controlling a selected one of a plurality of switching topologies each associated with a respective one of the transmitter and receiver ports to connect a respective selected one of the transmitter and receiver ports to an antenna port formed on the die; and controlling other ones of the switching topologies to isolate others of the transmitter and receiver ports from the antenna port; arranging at least some of the switching topologies in cascaded stages including a first stage coupled to the antenna port and a last stage coupled to the antenna port and last stage coupled to a plurality of the transmitter or receiver ports; connecting a selected one of the last said transmitter or receiver ports to the antenna ports

Art Unit: 2618

\

by switching on the first stage and switching on a switch associated with the selected one of the last said transmitter or receiver ports wherein the switch associated with the selected one of the transmitter or receiver is a portion of the last stage; and switching off the remaining switching topologies and other switches in the last stage (column 5 lines 13-22, column 5 lines 57-67, column 6 lines 1-26, column 6 lines 44-64, column 8 lines 36-52, column 10 lines 2-24, column 10 lines 25-50, and column 12 lines 33-67).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Yamamoto et al. into the teachings of Gerlach et al. for the purpose of allowing the chip size to be remarkably reduced in the chip and reducing the insertion loss during transmission of the circuit with the impedance matching of the antenna with the receiver to be more easily achieved.

Consider claim 19, as applied to claim 17 above, Gerlach et al. as modified by Yamamoto et al. further teach wherein said step of controlling a selected one of the switching topologies includes the step of switching a plurality of series-connected switching transistors to an ON state (Gerlach et al. – column 3 lines 18-63).

Yamamoto et al. further teach wherein the first cascaded stage comprises at least one first transistor having a current path coupled between the transmission node and an intermediate node and the second cascaded stage comprising at least one second transistor for each of the receiver ports, said transistor of each of the receiver ports having a current path coupled between the intermediate node and the corresponding receiver node, wherein the at least one transistor has a gate perimeter that is about twice the gate perimeter of at least one of the second transistors

Art Unit: 2618

(Yamamoto et al. - Figure 8, Figure 9, Figure 10, column 3 lines 47-67, and column 4 lines 1-20, column 11 lines 4-51, column 11 lines 61-67, and column 12 lines 33-52).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: see PTO-892 Notice of Reference Cited.

Any response to this Office Action should be faxed to (571) 273-8300 or mailed to:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Page 14

Application/Control Number: 10/660,355

Art Unit: 2618

Hand-delivered responses should be brought to

Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22314

Any inquiry concerning this communication or earlier communications from the examiner should be directed to April S. Guzman whose telephone number is 571-270-1101. The examiner can normally be reached on Monday - Thursday, 8:00 a.m. - 5:00 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lana Le can be reached on 571-272-7891. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

April S. Guzman

LANA LE

PRIMARY EXAMINER